Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Improvement in epitaxial quality of selectively grown Si1-xGex layers with low pattern sensitivity for CMOS applications
KTH, School of Information and Communication Technology (ICT), Microelectronics and Information Technology, IMIT.
KTH, School of Information and Communication Technology (ICT), Microelectronics and Information Technology, IMIT.
KTH, School of Information and Communication Technology (ICT), Microelectronics and Information Technology, IMIT.
KTH, School of Information and Communication Technology (ICT), Microelectronics and Information Technology, IMIT.
Show others and affiliations
2005 (English)In: Materials Science in Semiconductor Processing, ISSN 1369-8001, Vol. 8, no 03-jan, 25-30 p.Article in journal (Refereed) Published
Abstract [en]

The selective growth of Si1-xGex structures (0.09<x<0.29) on patterned substrates aimed for channel layer application in metal oxide semiconductor field effect transistor (MOSFET) structures by using chemical vapor deposition (CVD) has been investigated. By optimizing the growth parameters, the surface roughness of these structures was improved and layers with better epitaxial quality was obtained. Furthermore, two methods are proposed to decrease the pattern-dependency of the epitaxy process. The key point in these methods is based on the reduction of surface diffusion of the adsorbed species on the oxide. This can be obtained by introducing square polycrystalline Si stripes around the oxide openings acting as diffusion barriers. Subsequently, chemical. mechanical polishing was performed to remove the polycrystalline stripe on the oxide. Evaluation of the proposed solution's for issues such as defect generation and the possibility for integration in device structures have also been performed.

Place, publisher, year, edition, pages
2005. Vol. 8, no 03-jan, 25-30 p.
Keyword [en]
epitaxy, SiGe, loading effect, CVD, heterojunction bipolar-transistors, chemical-vapor-deposition, si, mobility
National Category
Materials Engineering
Identifiers
URN: urn:nbn:se:kth:diva-14537ISI: 000227056200006Scopus ID: 2-s2.0-13244276347OAI: oai:DiVA.org:kth-14537DiVA: diva2:332578
Note
QC 20100525 QC 20111012. 2nd International SiGe Technology and Device Meeting (ISTDM). Frankfurt, GERMANY. MAY 16-19, 2004Available from: 2010-08-05 Created: 2010-08-05 Last updated: 2011-10-12Bibliographically approved

Open Access in DiVA

No full text

Scopus

Search in DiVA

By author/editor
Radamson, HenryHållstedt, JuliusSuvar, ErdalMenon, CyrilÖstling, Mikael
By organisation
Microelectronics and Information Technology, IMITIntegrated Devices and Circuits
In the same journal
Materials Science in Semiconductor Processing
Materials Engineering

Search outside of DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric score

urn-nbn
Total: 64 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf