Change search
ReferencesLink to record
Permanent link

Direct link
Synchronization coherence: A transparent hardware mechanism for cache coherence and fine-grained synchronization
School of Electronics Engineering and Computer Science, Peking University, Beijing 100871, China.
KTH, School of Information and Communication Technology (ICT), Electronic, Computer and Software Systems, ECS.
Google Inc., 1600 Amphitheatre Parkway, Mountain View, CA 94043, USA.
The Evergreen State College, Olympia, WA 98505, USA.
Show others and affiliations
2008 (English)In: Journal of Parallel and Distributed Computing, ISSN 0743-7315, E-ISSN 1096-0848, Vol. 68, no 2, 165-181 p.Article in journal (Refereed) Published
Abstract [en]

The quest to improve performance forces designers to explore finer-grained multiprocessor machines. Ever increasing chip densities based on CMOS improvements fuel research in highly parallel chip multiprocessors with 100s of processing elements. With such increasing levels of parallelism, synchronization is set to become a major performance bottleneck and efficient support for synchronization an important design criterion. Previous research has shown that integrating support for fine-grained synchronization can have significant performance benefits compared to traditional coarse-grained synchronization. Not much progress has been made in supporting fine-grained synchronization transparently to processor nodes: a key reason perhaps why wide adoption has not followed. In this paper, we propose a novel approach called synchronization coherence that can provide transparent fine-grained synchronization and caching in a multiprocessor machine and single-chip multiprocessor. Our approach merges fine-grained synchronization mechanisms with traditional cache coherence protocols. It reduces network utilization as well as synchronization related processing overheads while adding minimal hardware complexity as compared to cache coherence mechanisms or previously reported fine-grained synchronization techniques. In addition to its benefit of making synchronization transparent to processor nodes, for the applications studied, it provides up to 23% improvement in performance and up to 24% improvement in energy efficiency with no L2 caches compared to previous fine-grained synchronization techniques. The performance improvement increases up to 38% when simulating with an ideal L2 cache system.

Place, publisher, year, edition, pages
2008. Vol. 68, no 2, 165-181 p.
Keyword [en]
cache coherence, fine-grained synchronization, energy efficiency, programs
National Category
Computer Science Computer Engineering
URN: urn:nbn:se:kth:diva-17335DOI: 10.1016/j.jpdc.2007.08.003ISI: 000253282300004ScopusID: 2-s2.0-37549037014OAI: diva2:335379
QC 20100525 QC 20111227Available from: 2010-08-05 Created: 2010-08-05 Last updated: 2011-12-27Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Vlassov, Vladimir
By organisation
Electronic, Computer and Software Systems, ECS
In the same journal
Journal of Parallel and Distributed Computing
Computer ScienceComputer Engineering

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Altmetric score

Total: 32 hits
ReferencesLink to record
Permanent link

Direct link