Robust design of low power CMOS analogue integrated circuits
2001 (English)In: IEE Proceedings - Circuits Devices and Systems, ISSN 1350-2409, E-ISSN 1359-7000, Vol. 148, no 4, 197-204 p.Article in journal (Refereed) Published
As feature sizes move into the deep submicron ranges and power supply voltages are reduced, the effect of both device mismatch and inter-die process variations on the performance and reliability of analogue integrated circuits is magnified. The statistical MOS (SMOS) model accounts for both inter-die and intra-die variations. A low power analogue CMOS square-law cell, and a new transconductor and multiplier using this cell as the main budding block, are presented in the paper. The paper focuses on the robust design of the transconductor and multiplier circuits. The circuits operate in the saturation region with fully balanced input signals. Initial circuit simulation results are given. Response surface methodology and design of experiment techniques were used as statistical VLSI design techniques combined with the SMOS model. Device size optimisation and yield enhancement are demonstrated.
Place, publisher, year, edition, pages
2001. Vol. 148, no 4, 197-204 p.
IdentifiersURN: urn:nbn:se:kth:diva-20961ISI: 000171162600004OAI: oai:DiVA.org:kth-20961DiVA: diva2:339658
QC 201005252010-08-102010-08-10Bibliographically approved