56 Gbit/s analogue PLL for clock recovery
2001 (English)In: Electronics Letters, ISSN 0013-5194, E-ISSN 1350-911X, Vol. 37, no 22, 1336-1338 p.Article in journal (Refereed) Published
A clock-recovery circuit is reported that employs a phase-locked. loop (PLL) at 56.88 Gbit/s. and is demonstrate by locking to a 28.44 GHz sinosoidal signal while two additional circuits with adapted on-chip passive components are locked to 29 and 39 Gbit/s pseudorandom bit sequences, To the knowledge of the authors, this is the First demonstration of an integrated PLL integrated circuit for clock recovery at a data rate well above 40 Gbit/s.
Place, publisher, year, edition, pages
2001. Vol. 37, no 22, 1336-1338 p.
IdentifiersURN: urn:nbn:se:kth:diva-21074ISI: 000171943100014OAI: oai:DiVA.org:kth-21074DiVA: diva2:339771
QC 201005252010-08-102010-08-10Bibliographically approved