Change search
ReferencesLink to record
Permanent link

Direct link
2 GHz controllable power amplifier in standard CMOS process for short-range wireless applications
2002 (English)In: IEE Proceedings - Circuits Devices and Systems, ISSN 1350-2409, E-ISSN 1359-7000, Vol. 149, no 06-maj, 363-368 p.Article in journal (Refereed) Published
Abstract [en]

The authors present the design and implementation of a broadband radiofrequency power amplifier in a standard CMOS technology for short-range wireless applications. The amplifier is implemented in a standard 0.35 mum triple metal CMOS process. The amplifier is capable of delivering a maximum output power of 16.6 dBm at 1.91 GHz, and of 16 dBm at 2 GHz using a 3.3 V supply with an overall measured power added efficiency (PAE) of 33%. The power amplifier employs a class AB output stage, which represents a compromise between efficiency and linearity. The level of output power can be controlled in 2 dB Steps using a number of parallel semi-cascode stages.

Place, publisher, year, edition, pages
2002. Vol. 149, no 06-maj, 363-368 p.
Keyword [en]
URN: urn:nbn:se:kth:diva-22226DOI: 10.1049/ip-cds:20020555ISI: 000180748900013OAI: diva2:340924
QC 20100525Available from: 2010-08-10 Created: 2010-08-10Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full text

Search in DiVA

By author/editor
Ismail, Mohammed
In the same journal
IEE Proceedings - Circuits Devices and Systems

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Altmetric score

Total: 16 hits
ReferencesLink to record
Permanent link

Direct link