Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Modelling noise and delay in VLSI circuits
KTH, Superseded Departments, Microelectronics and Information Technology, IMIT.
2003 (English)In: Electronics Letters, ISSN 0013-5194, E-ISSN 1350-911X, Vol. 39, no 3, 269-271 p.Article in journal (Refereed) Published
Abstract [en]

New models for estimating delay and noise in VLSI circuits, based on closed form expressions for the first and second moment of the impulse response in coupled RC trees are reported. The effect of crosstalk on delay and noise can be accurately estimated with a complexity only marginally higher than the Elmore delay.

Place, publisher, year, edition, pages
2003. Vol. 39, no 3, 269-271 p.
Keyword [en]
rc delay
Identifiers
URN: urn:nbn:se:kth:diva-22320DOI: 10.1049/el:20030208ISI: 000181532500007OAI: oai:DiVA.org:kth-22320DiVA: diva2:341018
Note
QC 20100525Available from: 2010-08-10 Created: 2010-08-10 Last updated: 2017-12-12Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full text

Search in DiVA

By author/editor
Tenhunen, Hannu
By organisation
Microelectronics and Information Technology, IMIT
In the same journal
Electronics Letters

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 17 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf