Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
 A Wideband High Dynamic Range Continuous-Time Sigma-Delta ADC for Wireless Applications
KTH, School of Information and Communication Technology (ICT).
2010 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

In recent years, the research toward the development of high speed and high resolution analog-to-digital converters (ADCs) has been equally driven by the demand of high-speed wire line and wireless communication services. Delta-Sigma ADCs are widely used in wireless applications due to their oversampling and noise shaping characteristics.

This thesis aims to design a continuous-time sigma-delta modulator which can provide a dynamic range of 75 dB over a 25 MHz signal bandwidth. The proposed topology is a 4th order 3-bit low-pass sigma-delta modulator, which employs a combination of feedforward and feedback schemes. The design starts from system level using Matlab/Simulink. Then the behavioral level design is performed using Cadence VerilogA. Finally, the first integrator in the loop, which is the most critical block in the modulator, is implemented at transistor level using 90nm CMOS technology.

The most important non-idealities of the continuous time sigma-delta modulator, such as clock jitter, excess loop delay, DAC mismatch and time constant variance are considered. Their effects are analyzed and compensation techniques are proposed and introduced in the MATLAB models.

Combining all the issues, the modulator achieves the SNDR 75.02dB, dynamic range 77.58dB over signal bandwidth 25MHz at system level. The modulator with a SNDR 75.71 dB, dynamic range 76.14 dB over signal bandwidth 12.5MHz has been verified at system level together with the schematic design of the first integrator in 90nm CMOS technology.

Place, publisher, year, edition, pages
2010. , 77 p.
Identifiers
URN: urn:nbn:se:kth:diva-24293OAI: oai:DiVA.org:kth-24293DiVA: diva2:346343
Uppsok
Technology
Examiners
Available from: 2010-08-31 Created: 2010-08-31 Last updated: 2010-08-31Bibliographically approved

Open Access in DiVA

fulltext(1546 kB)2597 downloads
File information
File name FULLTEXT01.pdfFile size 1546 kBChecksum SHA-512
257781c2d00cc30af4c9eda19c64a258d6aaff02ff9d8fc2fb0c274c2e1cea8dc52f595d4130f390d1a900f27e167448c139e9ac8ca6faf8b1641d3ed89cb169
Type fulltextMimetype application/pdf

By organisation
School of Information and Communication Technology (ICT)

Search outside of DiVA

GoogleGoogle Scholar
Total: 2597 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 618 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf