Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Energy and Performance Model of a SPARC Leon3 Processor
KTH, School of Information and Communication Technology (ICT), Electronic, Computer and Software Systems, ECS.
KTH, School of Information and Communication Technology (ICT), Electronic, Computer and Software Systems, ECS.
KTH, School of Information and Communication Technology (ICT), Electronic, Computer and Software Systems, ECS.ORCID iD: 0000-0003-0565-9376
2009 (English)In: PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, LOS ALAMITOS: IEEE COMPUTER SOC , 2009, 651-656 p.Conference paper, Published paper (Refereed)
Abstract [en]

We present a general methodology to implement a processor energy model, based on instruction-level characterization, and we apply it to a SPARC-based Leon3 processor. The model is characterized by simulating back-annotated gate-level netlist and has two levels of accuracy: a coarse-grain estimation based on characterizing each single instruction and a fine-grain estimation accounting for the impact of instructions interdependency on energy and based on characterizing pairs of instructions together. Our investigation also keeps into account the effect that both data switching activity and registers correlation have on energy. We validate our model by applying it to a set of instruction traces generated by Instruction Set Simulation and compare it to extracting energy directly from gate level. We achieve a worst-case error similar or equal to 12% and a speedup higher than 1000 times.

Place, publisher, year, edition, pages
LOS ALAMITOS: IEEE COMPUTER SOC , 2009. 651-656 p.
National Category
Computer Science Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-30134DOI: 10.1109/DSD.2009.147ISI: 000275715100088Scopus ID: 2-s2.0-74549136770ISBN: 978-0-7695-3782-5 (print)OAI: oai:DiVA.org:kth-30134DiVA: diva2:401969
Conference
12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools Patras, GREECE, AUG 27-29, 2009
Available from: 2011-03-04 Created: 2011-02-21 Last updated: 2011-09-09Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Hemani, Ahmed

Search in DiVA

By author/editor
Penolazzi, SandroBolognino, LucaHemani, Ahmed
By organisation
Electronic, Computer and Software Systems, ECS
Computer ScienceElectrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 32 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf