Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Simulations of Open Emitter Breakdown Voltage in SiC BJTs with non Implanted JTE
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.ORCID iD: 0000-0001-8108-2631
Show others and affiliations
2009 (English)In: Materials Science Forum, ISSN 0255-5476, E-ISSN 1662-9752, Vol. 615-617, 841-844 p.Article in journal (Refereed) Published
Abstract [en]

Ion implantation for selective doping of SiC is problematic due to damage generation during the process and low activation of dopants. In SiC bipolar junction transistor (BJT) the junction termination extension (JTE) can be formed without ion implantation using instead a controlled etching into the epitaxial base. This etched JTE is advantageous because it eliminates ion implantation induced damage and the need for high temperature annealing. However, the dose, which is controlled by the etched base thickness and doping concentration, plays a crucial role. In order to find the optimum parameters, device simulations of different etched base thicknesses have been performed using the software Sentaurus Device. A surface passivation layer consisting of silicon dioxide, considering interface traps and fixed trapped charge, has been included in the analysis by simulations. Moreover a comparison with measured data for fabricated SiC BJTs has been performed.

Place, publisher, year, edition, pages
Trans Tech Publications Inc., 2009. Vol. 615-617, 841-844 p.
Keyword [en]
silicon carbide, simulation, etched JTE, breakdown voltage, fixed charge, interface traps
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-30863DOI: 10.4028/www.scientific.net/MSF.615-617.841ISI: 000265961100204Scopus ID: 2-s2.0-79251561870OAI: oai:DiVA.org:kth-30863DiVA: diva2:402121
Conference
7th European Conference on Silicon Carbide and Related Materials Barcelona, SPAIN, SEP 07-11, 2008
Note

QC 20110307

Available from: 2011-03-07 Created: 2011-03-04 Last updated: 2017-12-11Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Zetterling, Carl -Mikael

Search in DiVA

By author/editor
Buono, BenedettoLee, Hyung-SeokDomeij, MartinZetterling, Carl -MikaelÖstling, Mikael
By organisation
Integrated Devices and Circuits
In the same journal
Materials Science Forum
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 68 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf