Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Lowering the Latency of Interfaces for Rationally-Related Frequencies
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
KTH, School of Information and Communication Technology (ICT), Electronic Systems.ORCID iD: 0000-0003-0565-9376
2010 (English)In: 2010 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2010, 23-30 p.Conference paper, Published paper (Refereed)
Abstract [en]

We have introduced the Globally-Ratiochronous, Locally-Synchronous (GRLS) design paradigm, a design style based on rationally-related frequencies, with the objective to overcome the limitations of traditional multi-frequency systems by providing a flexibility close that of Globally-Asynchronous, Locally-Synchronous (GALS) systems but introducing performance penalties and overheads close to those of mesochronous systems. In this paper we focus on performances and improve the latency figures of our original GRLS interfaces by introducing two new interfaces, called GRLS-F and GRLS-noF, the first suitable for blocks with long computation time and the second for blocks with short computation time. The latency figures of the original GRLS interfaces are improved up to 50% without increasing complexity. The average latency figures of the resulting interfaces are lower than 1 Receiver clock cycle, the latency of a synchronous interface.

Place, publisher, year, edition, pages
2010. 23-30 p.
Series
Proceedings IEEE International Conference on Computer Design, ISSN 1063-6404
Keyword [en]
Clock cycles, Computation time, Design paradigm, Design styles, Mesochronous, Multi frequency, Performance penalties, Synchronous interface
National Category
Computer Engineering Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-31394DOI: 10.1109/ICCD.2010.5647563ISI: 000286933700004Scopus ID: 2-s2.0-78650752605ISBN: 978-1-4244-8935-0 (print)OAI: oai:DiVA.org:kth-31394DiVA: diva2:403473
Conference
IEEE International Conference on Computer Design, Amsterdam, NETHERLANDS, OCT 03-06, 2010
Note
QC 20110314Available from: 2011-03-14 Created: 2011-03-14 Last updated: 2011-03-14Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Hemani, Ahmed

Search in DiVA

By author/editor
Chabloz, Jean-MichelHemani, Ahmed
By organisation
Electronic Systems
Computer EngineeringOther Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 36 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf