Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
System-on-an-FPGA Design for Real-time Particle Track Recognition and Reconstruction in Physics Experiments
KTH, School of Information and Communication Technology (ICT), Electronic, Computer and Software Systems, ECS.
KTH, School of Information and Communication Technology (ICT), Electronic, Computer and Software Systems, ECS.ORCID iD: 0000-0003-0061-3475
KTH, School of Information and Communication Technology (ICT), Electronic, Computer and Software Systems, ECS.
2008 (English)In: 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS: DSD 2008, PROCEEDINGS / [ed] Fanucci, L., LOS ALAMITOS: IEEE COMPUTER SOC , 2008, 599-605 p.Conference paper, Published paper (Refereed)
Abstract [en]

In particle physics experiments, the momenta of charged particles are studied by observing their deflection in a magnetic field. Dedicated detectors measure the particle tracks and complex algorithms are required for track recognition and reconstruction. This CPU-intensive task is usually implemented as off-line software running on PC clusters. In this paper we present a system-on-chip design for the track recognition and reconstruction based on modern FPGA technologies. The basic principle of the algorithm is polled from software into the FPGA fabric. The fundamental architecture of the tracking processor is described in detail. Working as processing engines in compute nodes, the tracking processor contributes to recognize potential track candidates in real-time and promotes the selection efficiency of the data acquisition and trigger system. Our design study shows that the tracking module can be integrated in a single Xilinx Virtex-4 FX60 FPGA. The processing capability of the design is about 16.7K sub-events per second per module with our experimental setup, which achieves 20 times speedup compared to the software implementation.

Place, publisher, year, edition, pages
LOS ALAMITOS: IEEE COMPUTER SOC , 2008. 599-605 p.
Keyword [en]
Application specific integrated circuits, Computer architecture, Design, Field programmable gate arrays (FPGA), Integrated circuits, Magnetic fields, Microprocessor chips, Repair, Restoration, Systems analysis, A magnetic fields, Basic principles, Complex algorithms, Design studies, Experimental set-up, Fpga designs, Fpga fabrics, Particle physics experiments, Particle tracks, PC clusters, Processing capabilities, Processing engines, Software implementations, Speed-up, System-on-chip designs, Track recognitions, Tracking modules, Trigger systems, Xilinx virtex
National Category
Electrical Engineering, Electronic Engineering, Information Engineering Computer and Information Science
Identifiers
URN: urn:nbn:se:kth:diva-31235DOI: 10.1109/DSD.2008.97ISI: 000264279400079Scopus ID: 2-s2.0-57649229731OAI: oai:DiVA.org:kth-31235DiVA: diva2:405853
Conference
11th Euromicro Conference on Digital System Design, Parma, ITALY, SEP 03-05, 2008
Note
QC 20110324Available from: 2011-03-24 Created: 2011-03-11 Last updated: 2011-03-24Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Lu, Zhonghai

Search in DiVA

By author/editor
Liu, MingLu, ZhonghaiJantsch, Axel
By organisation
Electronic, Computer and Software Systems, ECS
Electrical Engineering, Electronic Engineering, Information EngineeringComputer and Information Science

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 28 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf