Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Cluster-based simulated annealing for mapping cores onto 2D mesh networks on chip
KTH, School of Information and Communication Technology (ICT), Electronic, Computer and Software Systems, ECS.ORCID iD: 0000-0003-0061-3475
KTH, School of Information and Communication Technology (ICT), Electronic, Computer and Software Systems, ECS.
KTH, School of Information and Communication Technology (ICT), Electronic, Computer and Software Systems, ECS.
2008 (English)In: 2008 IEEE Workshop On Design And Diagnostics Of Electronic Circuits And Systems, Proceedings / [ed] Straube, B; Drutarovsky, M; Renovell, M; Gramata, P; Fischerova, M, 2008, 92-97 p.Conference paper, Published paper (Refereed)
Abstract [en]

In Network-on-Chip (NoC) application design, core-to-node mapping is an important but intractable optimization problem. In the paper, we use simulated annealing to tackle the mapping problem in 2D mesh NoCs. In particular, we combine a clustering technique with the simulated annealing to speed up the convergence to near-optimal solutions. The clustering exploits the connectivity and distance relation in the network architecture as well as the locality and bandwidth requirements in the core communication graph. The annealing is cluster-aware and may be dynamically constrained within clusters. Our experiments suggest that simulated annealing can be effectively used to solve the mapping problem with a scalable size, and the combined strategy improves over the simulated annealing in execution time by up to 30% without compromising the quality of solutions.

Place, publisher, year, edition, pages
2008. 92-97 p.
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:kth:diva-38801DOI: 10.1109/DDECS.2008.4538763ISI: 000256936300020Scopus ID: 2-s2.0-50649100909ISBN: 978-1-4244-2276-0 (print)OAI: oai:DiVA.org:kth-38801DiVA: diva2:438141
Conference
2008 IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, DDECS; Bratislava; 16 April 2008 through 18 April 2008
Available from: 2011-09-01 Created: 2011-08-31 Last updated: 2011-09-01Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Lu, Zhonghai

Search in DiVA

By author/editor
Lu, ZhonghaiXia, LeiJantsch, Axel
By organisation
Electronic, Computer and Software Systems, ECS
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 27 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf