Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Hardware/Software architecture for real-time ECG monitoring and analysis leveraging MPSoC technology
KTH, School of Information and Communication Technology (ICT), Electronic, Computer and Software Systems, ECS.
Show others and affiliations
2007 (English)In: Transactions on High-Performance Embedded Architectures and Compilers I / [ed] tenstrom, P; OBoyle, M; Bodin, F; Cintra, M; McKee, SA, 2007, Vol. 4050, 239-258 p.Conference paper, Published paper (Refereed)
Abstract [en]

The interest in high performance chip architectures for biomedical applications is gaining a lot of research and market interest. Heart diseases remain by far the main cause of death and a challenging problem for biomedical engineers to monitor and analyze. Electrocardiography (ECG) is an essential practice in heart medicine. However, ECG analysis still faces computational challenges, especially when 12 lead signals are to be analyzed in parallel, in real time, and under increasing sampling frequencies. Another challenge is the analysis of huge amounts of data that may grow to days of recordings. Nowadays, doctors use eyeball monitoring of the 12-lead ECG paper readout, which may seriously impair analysis accuracy. Our solution leverages the advance in multi-processor system-on-chip architectures, and it is centered on the parallelization of the ECG computation kernel. Our Hardware- Software (HW/SW) Multi-Processor System-on-Chip (MPSoQ design improves upon state-of-the-art mostly for its capability to perform real-time analysis of input data, leveraging the computation horsepower provided by many concurrent DSPs, more accurate diagnosis of cardiac diseases, and prompter reaction to abnormal heart alterations. The design methodology to go from the 12-lead ECG application specification to the final HW/SW architecture is the focus of this paper. We explore the design space by considering a number of hardware and software architectural variants, and deploy industrial components to build up the system.

Place, publisher, year, edition, pages
2007. Vol. 4050, 239-258 p.
Series
Lecture Notes in Computer Science, ISSN 0302-9743 ; 4050
Keyword [en]
multiprocessor System-on-Chip, embedded system design, HW/SW, electrocardiogram algorithms, real-time analysis, hardware space exploration
National Category
Computer and Information Science
Identifiers
URN: urn:nbn:se:kth:diva-39084DOI: 10.1007/978-3-540-71528-3_16ISI: 000246358400016Scopus ID: 2-s2.0-38549122956ISBN: 978-3-540-71527-6 (print)OAI: oai:DiVA.org:kth-39084DiVA: diva2:440143
Conference
ACM International Conference on Computing Frontiers Location: Ischia, Italy, Date: MAY 03-05, 2006
Available from: 2011-09-12 Created: 2011-09-08 Last updated: 2011-09-12Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Al Khatib, IyadJantsch, Axel
By organisation
Electronic, Computer and Software Systems, ECS
Computer and Information Science

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 160 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf