Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Investigation of timing jitter in NAND and NOR gates induced by power-supply noise
KTH, School of Information and Communication Technology (ICT), Electronic, Computer and Software Systems, ECS.
KTH, School of Information and Communication Technology (ICT), Electronic, Computer and Software Systems, ECS.
2006 (English)In: 2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, 1160-1163 p.Conference paper, Published paper (Refereed)
Abstract [en]

This paper analyses power-supply noise induced timing variations in NAND and NOR logical blocks. The focus of this work is on the NAND and NOR blocks used in nonoverlapping clock generation circuits used for switched capacitor sigma-delta analog-to-digital converters. Monte-Carlo simulations performed in Spectre at BSIM3v3 transistor model level using parameters from two manufacturing processes, 0.35 mu m and 0.18 mu m, are presented. The power-supply noise is assumed to have a gaussian amplitude distribution with independent power and ground noise. The results show that the timing jitter dependency on power-supply noise has a low-pass frequency characteristic and is approximately linear as we have previously shown for the inverter case. Furthermore, the jitter impact decreases as transistors move deeper into the submicron domain and for comparable transistor sizings, NAND blocks have a lower timing sensitivity to PSN compared with NOR blocks.

Place, publisher, year, edition, pages
2006. 1160-1163 p.
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-42257DOI: 10.1109/ICECS.2006.379646ISI: 000252489600290Scopus ID: 2-s2.0-44949223010ISBN: 978-1-4244-0394-3 (print)OAI: oai:DiVA.org:kth-42257DiVA: diva2:446179
Conference
13th IEEE International Conference on Electronics, Circuits and Systems Location: Nice, France, Date: DEC 10-13, 2006
Note
QC 20111006Available from: 2011-10-06 Created: 2011-10-06 Last updated: 2011-10-06Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Strak, AdamTenhunen, Hannu
By organisation
Electronic, Computer and Software Systems, ECS
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 41 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf