Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Switching sensitive driver circuit to combat dynamic delay in on-chip buses
KTH, School of Information and Communication Technology (ICT), Microelectronics and Information Technology, IMIT. (Laboratory of Electronics and Computer Systems (LECS))
KTH, School of Information and Communication Technology (ICT), Microelectronics and Information Technology, IMIT. (Laboratory of Electronics and Computer Systems (LECS))
Lancaster University, United Kingdom .
KTH, School of Information and Communication Technology (ICT), Microelectronics and Information Technology, IMIT. (Laboratory of Electronics and Computer Systems (LECS))
2005 (English)In: Integrated Circuit and System Design: Power and Timing Modeling, Optimization and Simulation / [ed] Paliouras, V; Vounckx, J; Verkest, D, Springer, 2005, Vol. 3728, 277-285 p.Conference paper, Published paper (Refereed)
Abstract [en]

In this paper, we propose a novel Interconnect Driver circuit scheme for on-chip bus structures, which changes it's drive strength based on the switching pattern of the neighbouring interconnect. The circuit is quite simple compared to driver circuits proposed in the literature. The results show that for the cost of a few transistors, the proposed driver circuit has a wider eye opening (upto a 100% improvement) and reduced jitter (up to a 32% reduction) than a traditional driver for typical DSM technologies.

Place, publisher, year, edition, pages
Springer, 2005. Vol. 3728, 277-285 p.
Series
Lecture Notes in Computer Science, ISSN 0302-9743 ; 3728
Keyword [en]
Delay circuits, Electric power system interconnection, Jitter, Switching
National Category
Computer Science
Identifiers
URN: urn:nbn:se:kth:diva-42696ISI: 000233594100029Scopus ID: 2-s2.0-33646395654ISBN: 978-354029013-1 (print)OAI: oai:DiVA.org:kth-42696DiVA: diva2:447439
Conference
15th International Workshop on Power and Timing Modeling, Optimization and Simulation. Leuven, Belgium. Sep 21-23, 2005
Note

QC 20111011

Available from: 2011-10-12 Created: 2011-10-11 Last updated: 2014-12-01Bibliographically approved

Open Access in DiVA

No full text

Scopus

Search in DiVA

By author/editor
Weerasekera, Thusitha R.Zheng, Li-RongPamunuwa, DineshTenhunen, Hannu
By organisation
Microelectronics and Information Technology, IMIT
Computer Science

Search outside of DiVA

GoogleGoogle Scholar

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 51 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf