Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Linear-time algorithm for computing minimum checkpoint sets for simulation-based verification of HDL programs
KTH, School of Information and Communication Technology (ICT), Microelectronics and Information Technology, IMIT.ORCID iD: 0000-0001-7382-9408
2005 (English)In: 2005 IEEE International Symposium On Circuits And Systems (ISCAS), Conference Proceedings, IEEE , 2005, 2212-2215 p.Conference paper, Published paper (Refereed)
Abstract [en]

Simulation-based verification is a popular method for functional validation of hardware. It is performed by applying a set of tests to the system under consideration and to its reference model, and comparing the results. The effectiveness of a test suite is measured by the fraction of the system covered by the tests. In this paper, we present a technique for selecting a part of the system, called checkpoints, with the property that any set of tests which covers the checkpoints covers the entire system. Thus, by constructing a test suit for the checkpoints, a 100% coverage can be achieved. We present a linear-time algorithm for computing a minimum checkpoint set based on pre- and post-dominator relations of the control flow graph of the HDL program representing the system.

Place, publisher, year, edition, pages
IEEE , 2005. 2212-2215 p.
Series
IEEE International Symposium on Circuits and Systems, ISSN 0271-4302
Keyword [en]
Channel capacity, Clustering algorithms, Computation theory, Testing
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-43157DOI: 10.1109/ISCAS.2005.1465061ISI: 000232002402076Scopus ID: 2-s2.0-67649126697ISBN: 0-7803-8834-8 (print)OAI: oai:DiVA.org:kth-43157DiVA: diva2:448189
Conference
IEEE International Symposium on Circuits and Systems (ISCAS). Kobe, Japan. May 23-26, 2005
Note

QC 20111014

Available from: 2011-10-14 Created: 2011-10-13 Last updated: 2012-09-26Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Dubrova, Elena

Search in DiVA

By author/editor
Dubrova, Elena
By organisation
Microelectronics and Information Technology, IMIT
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 26 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf