Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Design of a power/performance efficient single-loop sigma-delta modulator for wireless receivers
KTH, Superseded Departments, Electronic Systems Design.ORCID iD: 0000-0003-3802-7834
KTH, Superseded Departments, Microelectronics and Information Technology, IMIT.
KTH, Superseded Departments, Microelectronics and Information Technology, IMIT.
KTH, Superseded Departments, Electronic Systems Design.
2004 (English)In: INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION / [ed] Macii, E; Paliouras, V; Koufopavlou, O, BERLIN: SPRINGER , 2004, Vol. 3254, 564-573 p.Conference paper, Published paper (Refereed)
Abstract [en]

In order to design high performance sigma-delta A/D converters, it is essential to estimate the Figure-Of-Merit in the design process. This paper describes the design of a power/performance efficient single-loop multibit sigma-delta modulator for wireless applications. Power dissipation is minimized by optimizing the architecture and by a careful design of analog circuitry. A 3(rd) order 4-bit Sigma-Delta modulator with feedforward path is designed in 0.18um CMOS process operating from 1.8V supply voltage. The modulator dissipates 8.6 mW and achieves a dynamic range of 84/95 dB over a bandwidth of 2000/100 kHz.

Place, publisher, year, edition, pages
BERLIN: SPRINGER , 2004. Vol. 3254, 564-573 p.
Series
LECTURE NOTES IN COMPUTER SCIENCE, ISSN 0302-9743 ; 3254
National Category
Computer Science
Identifiers
URN: urn:nbn:se:kth:diva-43962ISI: 000224072900058Scopus ID: 2-s2.0-33646576637ISBN: 3-540-23095-5 (print)OAI: oai:DiVA.org:kth-43962DiVA: diva2:450973
Conference
14th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS 2004). Santorini, GREECE. SEP 15-17, 2004
Note
QC 20111024Available from: 2011-10-24 Created: 2011-10-19 Last updated: 2012-02-14Bibliographically approved

Open Access in DiVA

No full text

Scopus

Authority records BETA

Rusu, Ana

Search in DiVA

By author/editor
Rusu, AnaBorodenkov, AlexeiIsmail, MohammedTenhunen, Hannu
By organisation
Electronic Systems DesignMicroelectronics and Information Technology, IMIT
Computer Science

Search outside of DiVA

GoogleGoogle Scholar

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 25 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf