Thermal-issues for design of high power SiC MESFETs
2004 (English)In: PROCEEDINGS OF THE SIXTH IEEE CPMT CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP'04), NEW YORK: IEEE , 2004, 331-335 p.Conference paper (Refereed)
Silicon carbide (SiC) power MESFETs have found application in RF source and power amplifiers for wireless telecommunication systems, phased-array radar systems, and other applications. SiC MESFETs can handle much higher power than silicon and gallium arsenide power devices, due to its superior material properties, including high critical electrical field, high electron saturation velocity, and high thermal conductivity. Despite the high thermal conductivity of the material, SiC power devices may suffer from severe self-heating when operating at very high power levels. In this report, the effect of self-heating on DC performance of SiC MESFETs with 1, 2, and 3 gate fingers were studied through 2D electro-thermal simulations using ISE-TOAD. The reduction in drain current caused by self-heating was found to be more prominent for transistors with more fingers and it imposes a limitation on both the output power and the power density (in W/mm) of multi-fingered large area devices. Thermal simulations have been performed using FEMLAB to predict the junction temperature of a MESFET with 1.5 mm gate periphery and a power dissipation of 4.5 W. Three different finger layouts were examined in terms of junction temperature, yield, and the ease and cost for fabrication of the devices. Thermal simulations were also done for a larger area MESFET with a gate periphery of 12 mm and power dissipation as high as 36 W. Three different ways to place the unit cell were studied. The effect of the thermal resistance between the die backside and the environment on the junction temperature was analyzed. The thermal resistance of the die itself was deduced. It was found that the packaging thermal resistance is usually much larger than the die thermal resistance. A couple of useful ways to reduce the packaging thermal resistance and the self-heating are also discussed.
Place, publisher, year, edition, pages
NEW YORK: IEEE , 2004. 331-335 p.
Electrical Engineering, Electronic Engineering, Information Engineering
IdentifiersURN: urn:nbn:se:kth:diva-44323DOI: 10.1109/HPD.2004.1346722ISI: 000224594800061ScopusID: 2-s2.0-14844303971ISBN: 0-7803-8620-5OAI: oai:DiVA.org:kth-44323DiVA: diva2:451105
6th IEEE CPMT Conference on High Density Microsystem Design and Packaging and Component Failure Analysis (HDP 04) Location: Shanghai, PEOPLES R CHINA Date: JUN 30-JUL 03, 2004
QC 201110242011-10-242011-10-202011-10-24Bibliographically approved