Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Polynomial abstraction for verification of sequentially implemented combinational circuits
KTH, Superseded Departments, Electronic Systems Design.
KTH, Superseded Departments, Electronic Systems Design.
KTH, Superseded Departments, Electronic Systems Design.ORCID iD: 0000-0003-4859-3100
KTH, Superseded Departments, Electronic Systems Design.
2004 (English)In: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS / [ed] Gielen, G; Figueras, J, LOS ALAMITOS: IEEE COMPUTER SOC , 2004, 690-691 p.Conference paper, Published paper (Refereed)
Abstract [en]

Todays integrated circuits with increasing complexity cause the well known state space explosion problem in verification tools. In order to handle this problem a much simpler abstract model of the design has to be created for verification. We introduce the polynomial abstraction technique, which efficiently simplifies the verification task of sequential design blocks whose functionality can be expressed as a polynomial. Through our technique, the domains of possible values of data input signals can be reduced. This is done in such a way that the abstract model is still valid for model checking of the design functionality in terms of the system's control and data properties. We incorporate polynomial abstraction into the ForSyDe methodology, for the verification of clock domain design refinements.

Place, publisher, year, edition, pages
LOS ALAMITOS: IEEE COMPUTER SOC , 2004. 690-691 p.
National Category
Computer and Information Science
Identifiers
URN: urn:nbn:se:kth:diva-44691DOI: 10.1109/DATE.2004.1268933ISI: 000189434000116Scopus ID: 2-s2.0-3042561713ISBN: 0-7695-2085-5 (print)OAI: oai:DiVA.org:kth-44691DiVA: diva2:451908
Conference
Design, Automation and Test in Europe Conference and Exhibition (DATE 04) Location: Paris, FRANCE Date: FEB 16-20, 2004
Note

QC 20111027

Available from: 2011-10-27 Created: 2011-10-25 Last updated: 2016-05-11Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Sander, Ingo

Search in DiVA

By author/editor
Raudvere, TarvoSingh, Ashish KumarSander, IngoJantsch, Axel
By organisation
Electronic Systems Design
Computer and Information Science

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 18 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf