Change search
ReferencesLink to record
Permanent link

Direct link
A Coarse-Grained Reconfigurable Protocol Processor
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
KTH, School of Information and Communication Technology (ICT), Electronic Systems.ORCID iD: 0000-0003-0565-9376
2011 (English)In: International Symposium on System-on-Chip, 2011. Proceedings, 2011Conference paper (Refereed)
Abstract [en]

Trade-off between flexibility and performance became an important factor for characterizing modern protocol processing architectures. While some solutions tend to be more flexible and less computational efficient like GPPs, other solutions like custom ASIC devices provide high computational efficiency while loosing the ability to cope with the diversity of current and evolving protocols. We propose a reconfigurable protocol processor that is flexible and highly adaptable to the needs of the required protocol with the ability to operate individually or as a multi-core integrating processors. We show how a common protocol processing task that consumes one third of RISC CPU time can be performed on our processor at high speed and low energy cost.

Place, publisher, year, edition, pages
National Category
Embedded Systems
URN: urn:nbn:se:kth:diva-49153DOI: 10.1109/ISSOC.2011.6089688ScopusID: 2-s2.0-83755188115OAI: diva2:459309
The 13th Annual SoC Event in Tampere
QC 20111219Available from: 2011-11-25 Created: 2011-11-25 Last updated: 2011-12-19Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Badawi, MohammadHemani, Ahmed
By organisation
Electronic Systems
Embedded Systems

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Altmetric score

Total: 62 hits
ReferencesLink to record
Permanent link

Direct link