Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Design and Implementation of a Multi Channel Circuit-Switched Network-on-Chip
KTH, School of Information and Communication Technology (ICT).
2011 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

As the number of IP/Cores in a modern chip grows, demands for a high capacity and flexible Network-on-Chip also increases. In this project a Multi- Channel Circuit-Switched NoC is developed, with an efficient search algorithm as well as a novel flow control protocol that minimizes the buffer size.

In a Circuit-Switched NoC, once a path is established between any two nodes, data can be sent in a constant latency; this is in contrast with a Packet- Switched NoC in which packets may be received with different latencies, and possibly out of order.

Taking advantage of multiple channels between the nodes is another novel achievement of this project which increases the probability of finding a path for a traversing packet of data, leading to a significant improvement in the maximum achievable throughput of the NoC. The design is configurable to divide each link into single, dual, or quad sub-channels.

The designed NoC is highly flexible in terms of network size (4×4 to 128 ×128), channel count (1, 2 or 4) and data bandwidth (16 to 512 bits). For instance, a single channel 128-bit interconnect in a 4x4 network occupies 0.026 mm2 of Silicon per node, in 90nm technology. Operating at 2.0 GHz it is capable of transmitting up to 256 Gbps per node and consumes approximately 92 fJ/bit.

Place, publisher, year, edition, pages
2011. , 70 p.
Series
Trita-ICT-EX, 196
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:kth:diva-52735OAI: oai:DiVA.org:kth-52735DiVA: diva2:467548
Subject / course
Electronic- and Computer Systems
Educational program
Master of Science - System-on-Chip Design
Uppsok
Technology
Examiners
Available from: 2011-12-19 Created: 2011-12-19 Last updated: 2011-12-19Bibliographically approved

Open Access in DiVA

fulltext(2993 kB)207 downloads
File information
File name FULLTEXT01.pdfFile size 2993 kBChecksum SHA-512
5c23c836e8b061159b952f7834edfd6afe7ef85bfe58bcf031b87686421a798b52294feaab7a3f4c50a04fe282b9f3f64227678312cf992226ed61bf340103e3
Type fulltextMimetype application/pdf

By organisation
School of Information and Communication Technology (ICT)
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
Total: 207 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 183 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf