Change search
ReferencesLink to record
Permanent link

Direct link
Address generation scheme for a coarse grain reconfigurable architecture
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
KTH, School of Information and Communication Technology (ICT), Electronic Systems.ORCID iD: 0000-0003-0565-9376
2011 (English)In: Proc. IEEE Int Application-Specific Systems, Architectures and Processors (ASAP) Conf, 2011, 17-24 p.Conference paper (Refereed)
Abstract [en]

In this paper, we describe a versatile address generation scheme for distributed storage resources of a coarse grain Parallel Distributed Digital Signal Processing (PDDSP) reconfigurable architecture under development in our group. This scheme proposes the distributed address generation units (AGUs) to decouple the address generation logic with compute logic to exploit parallelism (ILP and TLP). To achieve this, the proposed distributed address generation scheme with standard DSP address generation modes like linear vectorized, circular buffer and bit-reverse addressing, all with parameterizable address range and increment/decrement offsets is further enhanced with temporal flexibility by introducing three dynamically programmable delays: initial delay before the stream starts, middle delay after every address generation for the stream and end delay after the stream is complete. The dynamic programmability of these delays makes streams elastic that can be chained with an interrupt mechanism to create chained-elastic streams. Our approach is compared with the traditional approach of using VLIW and Scalar. Our approach shows 21times;(Scalar), 10×(VLIW) reduction in instructions and 2×(Scalar) reduction in cycles for a single thread FIR filter. When compared for Synchronous and Asynchronous scenarios of two parallel treads T1 and T2, our approach shows 4.6×(Scalar), 5.6×(VLIW) reduction in instructions, 1.76 reduction in cycles for Synchronous and 4.6×(Scalar), 15×(VLIW) eduction in instructions, 1.76×(Scalar) reduction in cycles for Asynchronous threads.

Place, publisher, year, edition, pages
2011. 17-24 p.
National Category
Embedded Systems
URN: urn:nbn:se:kth:diva-59185DOI: 10.1109/ASAP.2011.6043232ScopusID: 2-s2.0-80055068421ISBN: 978-145771292-0OAI: diva2:475328
22nd IEEE International Conference on Application-Specific Systems, Architectures and Processors, ASAP 2011. Santa Monica, CA. 11 September 2011 - 14 September 2011
QC 20120112Available from: 2012-01-10 Created: 2012-01-10 Last updated: 2012-01-12Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Shami, Muhammad AliHemani, Ahmed
By organisation
Electronic Systems
Embedded Systems

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Altmetric score

Total: 13 hits
ReferencesLink to record
Permanent link

Direct link