Compression Based Efficient and Agile Configuration Mechanism for Coarse Grained Reconfigurable Architectures
2011 (English)In: Proc. IEEE Int Parallel and Distributed Processing Workshops and Phd Forum (IPDPSW) Symp, 2011, 290-293 p.Conference paper (Refereed)
This paper considers the possibility of speeding up the configuration by reducing the size of configware in coarsegrained reconfigurable architectures (CGRAs). Our goal was to reduce the number of cycles and increase the configuration bandwidth. The proposed technique relies on multicasting and bitstream compression. The multicasting reduces the cycles by configuring the components performing identical functions simultaneously, in a single cycle, while the bitstream compression increases the configuration bandwidth. We have chosen the dynamically reconfigurable resource array (DRRA) architecture as a vehicle to study the efficiency of this approach. In our proposed method, the configuration bitstream is compressed offline and stored in a memory. If reconfiguration is required, the compressed bitstream is decompressed using an online decompresser and sent to DRRA. Simulation results using practical applications showed upto 78% and 22% decrease in configuration cycles for completely parallel and completely serial implementations, respectively. Synthesis results have confirmed nigligible overhead in terms of area (1.2 %) and timing.
Place, publisher, year, edition, pages
2011. 290-293 p.
Electrical Engineering, Electronic Engineering, Information Engineering
IdentifiersURN: urn:nbn:se:kth:diva-60681DOI: 10.1109/IPDPS.2011.166ScopusID: 2-s2.0-83455263906ISBN: 978-076954385-7OAI: oai:DiVA.org:kth-60681DiVA: diva2:477729
25th IEEE International Parallel and Distributed Processing Symposium, Workshops and Phd Forum, IPDPSW 2011, Anchorage, AK, 16-20 May, 2011
QC 201201182012-01-132012-01-132012-01-18Bibliographically approved