Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A 1 GIPS Peak Performance Multi-Threaded Processor Core Using Interleaved Processing And A Revolving register File Targeted for GaAs
KTH, Superseded Departments, Electrical Systems.ORCID iD: 0000-0002-8072-1742
KTH, Superseded Departments, Electrical Systems.
Show others and affiliations
1995 (English)Conference paper, Published paper (Refereed)
Place, publisher, year, edition, pages
1995.
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-62104OAI: oai:DiVA.org:kth-62104DiVA: diva2:479797
Conference
5th Swedish Workshop on Computer System Architecture (DSA’95)
Note

QC 20121121

Available from: 2012-01-18 Created: 2012-01-18 Last updated: 2012-11-21Bibliographically approved

Open Access in DiVA

No full text

Authority records BETA

Öberg, Johnny

Search in DiVA

By author/editor
Öberg, JohnnyJantsch, Axel
By organisation
Electrical Systems
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric score

urn-nbn
Total: 36 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf