Hardware/Software Co-design of an ATCA-based Computation Platform for Data Acquisition and Triggering
2009 (English)In: 16th IEEE NPSS Real Time Conference, 2009, 485-489 p.Conference paper (Refereed)
An ATCA-based computation platform for data acquisition and trigger(TDAQ) applications has been developed for multiple future projects such its PANDA. HADES, and BESIII. Each Compute Node (CN) appears as one (if the fourteen Field Replaceable Units (FRU) in an ATCA shelf, which in total features a high performance of 1890 Clips inter-FPGA on-board channels, 1456 Gbps inter-board backplane connections, 728 Gbps full-duplex optical links, 70 Gbps Ethernet. 140 GBytes DDR2 SDRAM. and all computing resources of 70 Xilinx Virtex-4 FX60 FPGAs. Corresponding to (the system architecture, a hardware/software co-design approach is proposed to ease and accelerate the development for different experiments. In the uniform system design. application-specific computation is to be implemented as customized hardware co-processors, while the embedded PowerPC processor takes charge of flexible slow controls and transmission protocol processing.
Place, publisher, year, edition, pages
2009. 485-489 p.
Electrical Engineering, Electronic Engineering, Information Engineering
IdentifiersURN: urn:nbn:se:kth:diva-62088DOI: 10.1109/RTC.2009.5321538ISI: 000275741600096ScopusID: 2-s2.0-72749090837ISBN: 978-1-4244-5796-0OAI: oai:DiVA.org:kth-62088DiVA: diva2:479812
QC 201201192012-01-182012-01-182012-01-19Bibliographically approved