Inter-process communication using pipes in FPGA-based adaptive computing
2010 (English)In: Proceedings - IEEE Annual Symposium on VLSI, ISVLSI 2010, 2010, 80-85 p.Conference paper (Refereed)
In FPGA-based adaptive computing, Inter-Process Communications (IPC) are required to exchange information among hardware processes which time-multiplex the resources in a same reconfigurable region. In this paper, we use pipes for IPC and analyze the performance in terms of throughput, throughput efficiency and latency in switching contexts. We also present two practical implementations using FPGA BRAM and external DDR memory. Experimental results expose the key role that context switching plays in determining the IPC performance at various pipe sizes and data rates.
Place, publisher, year, edition, pages
2010. 80-85 p.
Electrical Engineering, Electronic Engineering, Information Engineering
IdentifiersURN: urn:nbn:se:kth:diva-63742DOI: 10.1109/ISVLSI.2010.103ScopusID: 2-s2.0-77957899343ISBN: 978-076954076-4OAI: oai:DiVA.org:kth-63742DiVA: diva2:482515
IEEE Annual Symposium on VLSI, ISVLSI 2010; Lixouri, Kefalonia; 5 July 2010 through 7 July 2010
QC 201202082012-01-242012-01-242012-02-08Bibliographically approved