Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A Versatile Design Validation Environment by Means of Software Execution, Hardware Simulation, and Emulation
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
1994 (English)In: Proc. of the 36th SIMS Simulation Conference, 1994, 322-325 p.Conference paper, Published paper (Refereed)
Place, publisher, year, edition, pages
1994. 322-325 p.
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-63705OAI: oai:DiVA.org:kth-63705DiVA: diva2:482560
Note
NR 20140805Available from: 2012-01-24 Created: 2012-01-24 Last updated: 2012-01-24Bibliographically approved

Open Access in DiVA

No full text

By organisation
Electronic Systems
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric score

urn-nbn
Total: 22 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf