Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Models of Computation for Networks on Chip
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
2006 (English)In: Proceedings - International Conference on Application of Concurrency to System Design, ACSD 2006, 2006Conference paper, Published paper (Refereed)
Abstract [en]

Networks on chip platforms offer the opportunity to introduce a new abstraction level that defines a set of platform services with performance and power characteristics. By making the implementation of these services entirely irrelevant for system design, an effective separation of system design from component design can be achieved. We discuss the principles to formulate network-on-chip services to establish an abstract computational model that exposes all relevant properties of the platform's functionality, performance and power consumption while hiding all irrelevant implementation details. As in many other successful abstractions, these principles are based on separating functionality from time and power aspects to allow for reasoning about these properties at the system level. As a concrete example we formulate a MoC for the Nostrum NoC. It is based on guaranteed bandwidth (GB) and best effort (BE) traffic. The MoC characterizes both GB and BE traffic in terms of closed formulas and allows for efficient composition of traffic.

Place, publisher, year, edition, pages
2006.
Keyword [en]
Abstracting; Bandwidth; Electric network topology; Separation
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-63684DOI: 10.1109/ACSD.2006.14Scopus ID: 2-s2.0-36349017476OAI: oai:DiVA.org:kth-63684DiVA: diva2:482590
Conference
6th International Conference on Application of Concurrency to System Design, ACSD 2006, Turku, 28-30 June, 2006
Note
Key: Nostrum. QC 20120203Available from: 2012-01-24 Created: 2012-01-24 Last updated: 2012-02-03Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopushttp://www.imit.kth.se/~axel/papers/2006/ACSD-jantsch.pdf

Search in DiVA

By author/editor
Jantsch, Axel
By organisation
Electronic Systems
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 8 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf