Speedup Analysis of Data-parallel Applications on Multi-core NoCs
2009 (English)In: Proceedings of the IEEE International Conference on ASIC (ASICON), 2009, 105-108 p.Conference paper (Refereed)
As more computing cores are integrated onto a single chip, the effect of network communication latency is becoming more and more significant on Multi-core Network-onChips (NoCs). For data-parallel applications, we study the model ofparallel speedup by including network communication latency in Amdahl's law. The speedup analysis considers the effect of network topology, network size, traffic model and computation/communication ratio. We also study the speedup efficiency. In our Multi-core NoC platform, a real data-parallel application, i.e. matrix multiplication, is used to validate the analysis. Our theoretical analysis and the application results show that the speedup improvement is nonlinear and the speedup efficiency decreases as the system size is scaled up. Such analysis can be used to guide architects and programmers to improve parallel processing efficiency by reducing network latency with optimized network design and increasing computation proportion in the program.
Place, publisher, year, edition, pages
2009. 105-108 p.
Communication, Multi-core, NoC, Speedup
Electrical Engineering, Electronic Engineering, Information Engineering
IdentifiersURN: urn:nbn:se:kth:diva-63639DOI: 10.1109/ASICON.2009.5351597ISI: 000275924100022ScopusID: 2-s2.0-77949362890ISBN: 978-142443868-6OAI: oai:DiVA.org:kth-63639DiVA: diva2:482797
8th IEEE International Conference on ASIC, ASICON 2009, Changsha, 20 October 2009 through 23 October 2009
Key: Nostrum. QC 201202072012-01-242012-01-242012-03-20Bibliographically approved