Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Supporting Distributed Shared Memory on Multi-core Network-on-Chips Using a Dual Microcoded Controller
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
KTH, School of Information and Communication Technology (ICT), Electronic Systems.ORCID iD: 0000-0003-0061-3475
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
2010 (English)In: Proceedings of the confernece for Design Automation and Test in Europe, 2010, 39-44 p.Conference paper, Published paper (Refereed)
Abstract [en]

Supporting Distributed Shared Memory (DSM) is essential for multi-coreNetwork-on-Chips for the sake of reusing huge amount of legacy code and easy programmability. We propose a microcoded controller as a hardware module in each node to connect the core, the local memory and the network. The controller is programmable where the DSM functions such as virtual-to-physical address translation,memory access and synchronization etc. are realized using microcode. To enable concurrent processing of memory requests from the local and remote cores, ourcontroller features two mini-processors, one dealing with requests from the local coreand the other from remote cores. Synthesis results suggest that the controller consumes 51k gates for the logic and can run up to 455 MHz in 130 nm technology. To evaluate its performance, we use synthetic and application workloads. Results show that, when the system size is scaled up, the delay overhead incurred by the controller may become less significant when compared with the network delay. In this way, the delay efficiency of our DSM solution is close to hardware solutions on average but still have all the flexibility of software solutions.

Place, publisher, year, edition, pages
2010. 39-44 p.
Keyword [en]
Concurrent processing, Delay overheads, Distributed shared memory, Hardware modules, Hardware solutions, Legacy code, Local memories, Memory access, Multi core, Network delays, Programmability, Software solution, System size, Virtual-to-physical address translations
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-63633Scopus ID: 2-s2.0-77953106165ISBN: 978-398108016-2 (print)OAI: oai:DiVA.org:kth-63633DiVA: diva2:482820
Conference
Design, Automation and Test in Europe Conference and Exhibition, DATE 2010, Dresden, 8 March 2010 through 12 March 2010
Note
Key: Nostrum. QC 20120209Available from: 2012-01-24 Created: 2012-01-24 Last updated: 2012-02-09Bibliographically approved

Open Access in DiVA

No full text

Other links

Scopushttp://web.it.kth.se/~axel/papers/2010/DATE-Xiaowen.pdf

Authority records BETA

Lu, Zhonghai

Search in DiVA

By author/editor
Chen, XiaowenLu, ZhonghaiJantsch, Axel
By organisation
Electronic Systems
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 31 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf