Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Using synchronizers for refining synchronous communication onto Hardware/Software architectures
KTH, School of Information and Communication Technology (ICT), Electronic, Computer and Software Systems, ECS.ORCID iD: 0000-0003-0061-3475
KTH.
KTH, School of Information and Communication Technology (ICT), Electronic, Computer and Software Systems, ECS.ORCID iD: 0000-0003-4859-3100
KTH, School of Information and Communication Technology (ICT), Electronic, Computer and Software Systems, ECS.
2007 (English)In: RSP 2007: 18th IEEE/IFIP International Workshop on Rapid System Prototyping, Proceedings, IEEE Computer Society, 2007, 143-149 p.Conference paper, Published paper (Refereed)
Abstract [en]

We have presented a formal set of synchronization components called synchronizers for refining synchronous communication onto HW/SW codesign architectures. Such an architecture imposes asynchronous communication between HW-HW SW-SW and HW-SW components. The synchronizers enable local synchronization, thus satisfy the synchronization requirement of a typical IP core. In this paper we present their implementations in HW, SW and HW/SW as well as their application. To validate our concepts, we conduct a case study on a Nios FPGA that comprises a processor memory and custom logic. The final HW/SW implementation achieves equivalent performance to pure HW implementation. Our prototyping experience suggests that the synchronizers can be standardized as library modules and effectively separate the design of computation from that of communication.

Place, publisher, year, edition, pages
IEEE Computer Society, 2007. 143-149 p.
Series
IEEE / IFIP International Symposium on Rapid System Prototyping. Proceedings, ISSN 1074-6005
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-63868DOI: 10.1109/RSP.2007.38ISI: 000247659900021Scopus ID: 2-s2.0-34548786731ISBN: 978-0-7695-2834-2 (print)OAI: oai:DiVA.org:kth-63868DiVA: diva2:483296
Conference
18th IEEE/IFIP International Workshop on Rapid System Prototyping, RSP '07; Porto alegre; 28 May 2007 through 30 May 2007
Note
QC 20120302Available from: 2012-01-25 Created: 2012-01-24 Last updated: 2012-03-02Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Lu, ZhonghaiSander, Ingo

Search in DiVA

By author/editor
Lu, ZhonghaiSicking, JonasSander, IngoJantsch, Axel
By organisation
Electronic, Computer and Software Systems, ECSKTH
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 29 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf