Camera and LCM IP-Cores for NIOS SOPC System
2009 (English)In: 6th FPGAworld Conference, Academic Proceedings 2009, New York: ACM , 2009, 18-23 p.Conference paper (Refereed)
This paper presents the development of IP-Cores to integrate the Terasic DC2 Camera and LCM (LCD Module) daughter boards into an Altera Nios System, so that the image can be further processed by embedded software or custom hardware instructions. Among other challenges overcome during this work are clock-domain crossing, synchronizing FIFO design, variable and pipelined burst control, multi-masters contention for system memory and image frame buffer switching. In addition, we designed software device drivers, and API functions intended for graphics, image processing and video control; which are part of the IP deliverables. In a brief, this work describes some concepts and methodologies involved in the creation of IP-Cores for an Altera SOPC; it also presents the results of the designed CAM-IP and LCM-IP Cores working in an application demo, which constitutes a real solution and a reference design.
Place, publisher, year, edition, pages
New York: ACM , 2009. 18-23 p.
Embedded systems, FPGA, Image processing, IP-core, SOC
IdentifiersURN: urn:nbn:se:kth:diva-66685DOI: 10.1145/1667520.1667522ScopusID: 2-s2.0-76749144210ISBN: 978-160558879-7OAI: oai:DiVA.org:kth-66685DiVA: diva2:484595
6th FPGAworld Conference, FPGAworld 2009; Stockholm; 10 September 2009 through 10 September 2009
QC 201202172012-01-272012-01-272012-02-17Bibliographically approved