Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A subthreshold 8-bit 78.4nw 17.8 kS/s 0.18um SAR ADC for RFID sensing applications
Sabzevar Tarbiat Moallem University, Sabzevar, Iran.
KTH, School of Information and Communication Technology (ICT), Electronic Systems. KTH, School of Information and Communication Technology (ICT), Centres, VinnExcellence Center for Intelligence in Paper and Packaging, iPACK.
2011 (English)In: 2011 19th Iranian Conference on Electrical Engineering, ICEE 2011, 2011, 1-5 p.Conference paper, Published paper (Refereed)
Abstract [en]

In this paper an ultra low power SAR ADC for RFID application is presented. Several techniques are used to further reduce the power consumption and relatively elevate the speed of the ADC. These techniques include a low power comparator with no static current, a dual-stage (Resistor-string / capacitive dividing) architecture as digital-to-analog converter (DAC) and using subthreshold design with the aid of low supply voltage of 0.7v for DAC and 0.5v for SAR block and Pulse Generator Circuit (PGC). In this DAC architecture fine search will be performed by only two C and 15C capacitors which reduce the silicon area significantly. A new FOM is also proposed for better verification of ADCs with power in W and nW range. The circuit designed in 0.18um CMOS technology and post layout simulations show that the 8-bit core ADC, consumes almost 78.4nW at 17.8kS/s speed and the PGC block which is designed in subthreshold region consumes 84.1nW. The results show that the proposed ADC has higher speed with almost the same power consumption in comparison with its charge redistribution counterparts.

Place, publisher, year, edition, pages
2011. 1-5 p.
Keyword [en]
Resistor-string/capacitive dividing, Subthreshold Design, ultra low power SAR ADC
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-68808Scopus ID: 2-s2.0-80051939501ISBN: 978-964463428-4 (print)OAI: oai:DiVA.org:kth-68808DiVA: diva2:485341
Conference
2011 19th Iranian Conference on Electrical Engineering, ICEE 2011; Tehran; 17 May 2011 through 19 May 2011
Note
QC 20120203Available from: 2012-01-28 Created: 2012-01-28 Last updated: 2012-02-03Bibliographically approved

Open Access in DiVA

No full text

Scopus

Search in DiVA

By author/editor
Baghaei-Nejad, MajidZheng, Li-Rong
By organisation
Electronic SystemsVinnExcellence Center for Intelligence in Paper and Packaging, iPACK
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 48 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf