Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
High-level synthesis of control and memory intensive communication systems
KTH, Superseded Departments, Electronic Systems Design.ORCID iD: 0000-0003-0565-9376
KTH, Superseded Departments, Electronic Systems Design.
KTH, Superseded Departments, Electronic Systems Design.
Dept. of Electrical and Computer Engineering, University of Queensland.
Show others and affiliations
1995 (English)In:  , 1995, 185-191 p.Conference paper, Published paper (Refereed)
Abstract [en]

Communication sub-systems that deal with switching, routing and protocol implementation often have their functionality dominated by control logic and interaction with memory. Synthesis of such Control and Memory Intensive Systems (hereafter abbreviated to CMISTs) poses demands that in the past have not been met satisfactorily by general purpose high-level synthesis (HLS) tools and have led to several research efforts to address these demands. In this paper we: characterise CMISTs from the synthesis viewpoint; present a synthesis methodology adapted for CMISTs; present the Operation and Maintenance (OAM) Protocol of the ATM, its modelling in VHDL and synthesis aspects of the VHDL model; present the results of applying the synthesis methodology to the OAM as a test case-the results are compared to that obtained using the not adapted general purpose High-level synthesis tool; prove the efficacy of the proposed synthesis methodology by applying it to an industrial design and comparing our results to the results from two commercial HLS tools and to the results obtained by designing manually at register-transfer level

Place, publisher, year, edition, pages
1995. 185-191 p.
Keyword [en]
ASICs;ATM;CMISTs;OAM Protocol;VHDL model;control and memory intensive communication systems;high-level synthesis;industrial design;protocols;register-transfer level;routing;switching;application specific integrated circuits;asynchronous transfer mode;hardware description languages;high level synthesis;protocols;telecommunication computing;telecommunication control;telecommunication network routing;
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-73093DOI: 10.1109/ASIC.1995.580711OAI: oai:DiVA.org:kth-73093DiVA: diva2:488525
Conference
ASIC Conference and Exhibit, 1995., Proceedings of the Eighth Annual IEEE International
Note
NR 20140805Available from: 2012-02-01 Created: 2012-02-01 Last updated: 2012-02-17Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full text

Authority records BETA

Hemani, AhmedÖberg, Johnny

Search in DiVA

By author/editor
Hemani, AhmedEllervee, PeeterÖberg, JohnnyJantsch, AxelTenhunen, Hannu
By organisation
Electronic Systems Design
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 40 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf