Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A rule-based approach for improving allocation of filter structures in HLS
KTH, Superseded Departments, Electronic Systems Design.ORCID iD: 0000-0002-8072-1742
Tampere University of Technology, Signal Processing Laboratory.
KTH, Superseded Departments, Electronic Systems Design.
KTH, Superseded Departments, Electronic Systems Design.
Show others and affiliations
1996 (English)In: Ninth International Conference on VLSI Design, 1996. Proceedings, IEEE conference proceedings, 1996, 133-139 p.Conference paper, Published paper (Refereed)
Abstract [en]

A rule based allocator for improving synthesis of filter systems is presented. The principles of the Enhanced AIlocation Rule Language Interpreter (EARLI) are presented. Possible transformations, optimisations and how to express them in EARLI are discussed. Experiments show that relative area gains ranging from 5 to 44%, depending on the chosen target technology, can be achieved using the designers knowledge about the design class. Experiments also indicate that employing direct mapping of CDFG subgraphs onto preoptimised RTL-level macroblocks would have resulted in a relative area gain of 500%. The macroblock had only 16% of the area produced by the HLS-tool

Place, publisher, year, edition, pages
IEEE conference proceedings, 1996. 133-139 p.
Keyword [en]
CDFG subgraphs;EARLI;Enhanced AIlocation Rule Language Interpreter;area gain;direct mapping;filter structures allocation;filter systems synthesis;high level synthesis;optimisations;preoptimised RTL-level macroblocks;rule based allocator;transformations;VLSI;circuit CAD;circuit optimisation;digital filters;high level synthesis;integrated circuit design;knowledge based systems;program interpreters;
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-73097DOI: 10.1109/ICVD.1996.489472ISBN: 0-8186-7228-5 (print)OAI: oai:DiVA.org:kth-73097DiVA: diva2:488528
Conference
Ninth International Conference on VLSI Design,03 Jan 1996-06 Jan 1996, Bangalore
Note

QC 20121121

Available from: 2012-02-01 Created: 2012-02-01 Last updated: 2012-11-21Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textIEEEXplore

Authority records BETA

Öberg, Johnny

Search in DiVA

By author/editor
Öberg, JohnnyEllervee, PeeterJantsch, Axel
By organisation
Electronic Systems DesignElectronic Systems
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 25 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf