Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A methodology and algorithms for efficient interprocess communication synthesis from system description in SDL
KTH, Superseded Departments, Electronic Systems Design.
Indian Institute of Technology.
KTH, Superseded Departments, Electronic Systems Design.ORCID iD: 0000-0003-0565-9376
1998 (English)In: VLSI Design, 1998. Proceedings., 1998 Eleventh International Conference on, 1998, 78-84 p.Conference paper, Published paper (Refereed)
Abstract [en]

This paper discusses a methodology and algorithms for efficient hardware synthesis of inter-process communication in systems described in SDL. The basic idea of our approach is to implement an SDL process by two hardware blocks, namely Computation Block and Communication Block. The Computation Block implements the data computation functions of the process as an Extended FSM (EFSM). The Communication Block implements the communication of the process with other processes. We give an algorithm to classify the communication requirements of the process and have an efficient implementation for it. Our scheme also has a supervisor block for every SDL block to manage interprocess communication. Our methodology supports multiple instances of the processes and dynamic processes. In our scheme, a single copy of hardware (Compute block) is shared among multiple copies of a process within a block which leads to efficient hardware implementation

Place, publisher, year, edition, pages
1998. 78-84 p.
Keyword [en]
SDL;communication block;computation block;data computation functions;dynamic processes;extended FSM;hardware implementation;hardware synthesis;interprocess communication;interprocess communication synthesis;multiple instances;supervisor block;system specification languages;VLSI;circuit CAD;finite state machines;logic CAD;specification languages;
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-73105DOI: 10.1109/ICVD.1998.646582OAI: oai:DiVA.org:kth-73105DiVA: diva2:488541
Conference
Eleventh International Conference on VLSI Design
Note
NR 20140805Available from: 2012-02-01 Created: 2012-02-01 Last updated: 2012-02-17Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full text

Authority records BETA

Hemani, Ahmed

Search in DiVA

By author/editor
Hemani, Ahmed
By organisation
Electronic Systems Design
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 14 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf