Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Hardware synthesis of an ATM multiplexer from SDL to VHDL: a case study
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
KTH, School of Information and Communication Technology (ICT).
Dept. of Computer Science & Engineering, Indian Institute of Technology.
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
Show others and affiliations
1999 (English)In: VLSI ’99. Proceedings IEEE Computer Society Workshop On, 1999, 100-105 p.Conference paper, Published paper (Refereed)
Abstract [en]

Hardware synthesis of SDL models poses several problems, because SDL uses Communicating Sequential Processes (CSP) paradigm for system specification. It allows dynamic processes and its semantics assume an infinite FIFO buffer at the input of each process for inter-process communication. We had presented previously a methodology and later refined it for efficient hardware synthesis from SDL specification. In this paper we describe the experience of applying this methodology to a large case study. The case study is an ATM Multiplexer which exhibits a complex control flow and uses large tables. It was modelled using multiple processes. Hardware synthesis was carried out using the methodology starting from its SDL model. The results show that the methodology leads to a correct and efficient hardware implementation. In particular, the methodology avoids use of costly FIFO buffers for implementing inter-process communication and allows sharing of hardware resources among various instances of the same process. The final implementation also meets the 155 Mbit/sec data rate performance requirement

Place, publisher, year, edition, pages
1999. 100-105 p.
Keyword [en]
155 Mbit/s;ATM multiplexer;Communicating Sequential Processes;FIFO buffers;SDL;VHDL;dynamic processes;hardware synthesis;infinite FIFO buffer;inter-process communication;system specification;asynchronous transfer mode;communicating sequential processes;hardware description languages;logic CAD;multiplexing equipment;specification languages;telecommunication computing;
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-73117DOI: 10.1109/IWV.1999.760482OAI: oai:DiVA.org:kth-73117DiVA: diva2:488554
Note
NR 20140805Available from: 2012-02-01 Created: 2012-02-01 Last updated: 2012-02-01Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full text
By organisation
Electronic SystemsSchool of Information and Communication Technology (ICT)
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 48 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf