Change search
ReferencesLink to record
Permanent link

Direct link
A High-Performance Network Interface Architecture for NoCs Using Reorder Buffer Sharing
Show others and affiliations
2010 (English)In: 18th Euromicro Conference on Parallel, Distributed and Network-Based Processing, PDP 2010, 2010, 546-550 p.Conference paper (Refereed)
Abstract [en]

Increasing memory parallelism in MPSoCs to provide higher memory bandwidth is achieved by accessing multiple memories simultaneously. Inasmuch as the response transactions of concurrent memory accesses must be in-order, a reordering mechanism is required. To our knowledge the resource utilization of conventional reordering mechanisms is low. In this paper, we present a novel network interface architecture for on-chip networks to increase the resource utilization and to improve overall performance. Also, based on the proposed architecture, a hybrid network interface is presented to integrate both memory and processor in a tile. The proposed architecture exploits AXI transaction based protocol to be compatible with existing IP cores. Experimental results with synthetic test cases demonstrate that the proposed architecture outperforms the conventional architecture in terms of latency. Also, the cost of the presented architecture is evaluated with UMC 0.09μm technology.

Place, publisher, year, edition, pages
2010. 546-550 p.
Keyword [en]
AXI transaction based protocol;IP core;NoC;hybrid network interface;memory parallelism;network interface architecture;reorder buffer sharing;resource utilization;size 0.09 mum;buffer storage;network routing;network-on-chip;
National Category
Engineering and Technology
URN: urn:nbn:se:kth:diva-73377DOI: 10.1109/PDP.2010.77ScopusID: 2-s2.0-77952643051OAI: diva2:488847
18th Euromicro Conference on Parallel, Distributed and Network-Based Processing, PDP 2010. Pisa. 17 February 2010 - 19 February 2010

QC 20120208

Available from: 2012-02-02 Created: 2012-02-02 Last updated: 2016-06-08Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Tenhunen, Hannu
By organisation
Electronic Systems
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Altmetric score

Total: 22 hits
ReferencesLink to record
Permanent link

Direct link