Change search
ReferencesLink to record
Permanent link

Direct link
Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model
Show others and affiliations
2011 (English)In: 5th ACM/IEEE International Symposium on Networks-on-Chip, NOCS 2011, 2011, 73-80 p.Conference paper (Refereed)
Abstract [en]

Three-Dimensional (3D) integration is a solution to the interconnect bottleneck in Two-Dimensional (2D) MultiProcessor System on Chip (MPSoC). 3D IC design improves performance and decreases power consumption by replacing long horizontal interconnects with shorter vertical ones. As the multicast communication is utilized commonly in various parallel applications, the performance can be significantly improved by supporting of multicast operations at the hardware level. In this paper, we propose a set of partitioning approaches each with a different level of efficiency. In addition, we present an advantageous method named Recursive Partitioning (RP) in which the network is recursively partitioned until all partitions contain comparable number of nodes. By this approach, the multicast traffic is distributed among several subsets and the network latency is considerably decreased. We also present Minimal Adaptive Routing (MAR) algorithm for the unicast and multicast traffic in 3D-mesh Networks-on-Chip (NoCs). The idea behind the MAR algorithm is utilizing the Hamiltonian path to provide a set of alternative paths.

Place, publisher, year, edition, pages
2011. 73-80 p.
Keyword [en]
3D IC design;3D-mesh network-on-chip;Hamiltonian path;MAR algorithm;adaptive routing model;minimal adaptive routing algorithm;multicast communication;multicast traffic;recursive partitioning;three-dimensional integration;two-dimensional multiprocessor system on chip;integrated circuit design;network routing;network-on-chip;recursive estimation;system-on-chip;three-dimensional integrated circuits;
National Category
Engineering and Technology
URN: urn:nbn:se:kth:diva-73375DOI: 10.1145/1999946.1999958ScopusID: 2-s2.0-79960316692OAI: diva2:488850
5th ACM/IEEE International Symposium on Networks-on-Chip, NOCS 2011. Pittsburgh, PA. 1 May 2011 - 4 May 2011
QC 20120208Available from: 2012-02-02 Created: 2012-02-02 Last updated: 2012-02-08Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Tenhunen, Hannu
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Altmetric score

Total: 71 hits
ReferencesLink to record
Permanent link

Direct link