Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A Parallel Online Regularized Least-squares Machine Learning Algorithm for Future Multi-core Processors.
Show others and affiliations
2011 (English)In: PECCS 2011 - Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems 2011, 2011, 590-599 p.Conference paper, Published paper (Refereed)
Abstract [en]

In this paper we introduce a machine learning system based on parallel online regularized least-squares learning algorithm implemented on a network on chip (NoC) hardware architecture. The system is specifically suitable for use in real-time adaptive systems due to the following properties it fulfills. Firstly, the system is able to learn in online fashion, a property required in almost all real-life applications of embedded machine learning systems. Secondly, in order to guarantee real-time response in embedded multi-core computer architectures, the learning system is parallelized and able to operate with a limited amount of computational and memory resources. Thirdly, the system can learn to predict several labels simultaneously which is beneficial, for example, in multi-class and multi-label classification as well as in more general forms of multi-task learning. We evaluate the performance of our algorithm from 1 thread to 4 threads, in a quad-core platform. A Network-on-Chip platform is chosen to implement the algorithm in 16 threads. The NoC consists of a 4×4 mesh. Results show that the system is able to learn with minimal computational requirements, and that the parallelization of the learning process considerably reduces the required processing time.

Place, publisher, year, edition, pages
2011. 590-599 p.
Keyword [en]
Machine learning; Network-on-Chip; Online learning; Regularized least-squares
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:kth:diva-73388ISBN: 978-989842548-5 (print)OAI: oai:DiVA.org:kth-73388DiVA: diva2:488860
Conference
1st International Conference on Pervasive and Embedded Computing and Communication Systems, PECCS 2011, Vilamoura, Algarve, 5-7 March, 2011
Note
QC 20120202Available from: 2012-02-02 Created: 2012-02-02 Last updated: 2012-02-02Bibliographically approved

Open Access in DiVA

No full text

Search in DiVA

By author/editor
Tenhunen, HannuSalakoski, Tapio
By organisation
Electronic Systems
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 285 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf