Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Power- and performance-aware IP mapping for NoC-based MPSoC platforms
University of Turku and Turku Centre for Computer Science (TUCS).
University of Turku and Turku Centre for Computer Science (TUCS).
ABB Corporate Research.
University of Turku and Turku Centre for Computer Science (TUCS).
2010 (English)In: 2010 IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2010 - Proceedings, 2010, 758-761 p.Conference paper, Published paper (Refereed)
Abstract [en]

In this paper, we address the performance of MPSoC platforms with homogeneous processing nodes, where the cores generate and consume the large amount of data, thus the system approaches congestion. Mostly, the time dependent media applications are time critical, where traffic must be delivered on time in order to operate properly. Proper task allocation or placement of IP cores at layout time is very important to meet such application requirements. Apart from meeting the application requirements, it also lowers the traffic congestion, power consumption and Average Packet Latency (APL). For task allocation or IP placement, the prioritization criteria has been proposed, which is used in next step to map the application on MPSoC platform. The proposed technique shows significant improvement in system performance and reduction in power consumption. To estimate the efficiency, the video conference encoding application and MPEG4 video encoder were mapped to 5x5 and 4x4 NoC mesh. Up to 11% reduction in power consumption and 20% reduction in APL has been observed as compared to other proposed mapping techniques.

Place, publisher, year, edition, pages
2010. 758-761 p.
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:kth:diva-73484DOI: 10.1109/ICECS.2010.5724623Scopus ID: 2-s2.0-79953077714ISBN: 978-142448157-6 (print)OAI: oai:DiVA.org:kth-73484DiVA: diva2:488928
Conference
2010 IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2010; Athens; 12 December 2010 through 15 December 2010
Note

QC 20120208

Available from: 2012-02-02 Created: 2012-02-02 Last updated: 2015-07-29Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Rahmani, Amir-MuhammadTenhunen, Hannu
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 37 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf