Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
High-performance on-chip network platform for memory-on-processor architectures
Show others and affiliations
2011 (English)In: 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip, ReCoSoC 2011 - Proceedings, 2011, 5981509Conference paper, Published paper (Refereed)
Abstract [en]

Three Dimensional Integrated Circuits (3D ICs) are emerging to improve existing Two Dimensional (2D) designs by providing smaller chip areas, higher performance and lower power consumption. Stacking memory layers on top of a multiprocessor layer (logic layer) is a potential solution to reduce wire delay and increase the bandwidth. To fully employ this capability, an efficient on-chip communication platform is required to be integrated in the logic layer. In this paper, we present an on-chip network platform for the logic layer utilizing an efficient network interface to exploit the potential bandwidth of stacked memory-on-processor architectures. Experimental results demonstrate that the platform equipped with the presented network interface increases the performance considerably.

Place, publisher, year, edition, pages
2011. 5981509
Keyword [en]
Memory Wall, Memory-on-Processor Architectures, Network-on-Chip, Three Dimension Integrated Circuit
National Category
Communication Systems
Identifiers
URN: urn:nbn:se:kth:diva-73462DOI: 10.1109/ReCoSoC.2011.5981509Scopus ID: 2-s2.0-80052586785ISBN: 978-145770642-4 (print)OAI: oai:DiVA.org:kth-73462DiVA: diva2:488968
Conference
6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip, ReCoSoC 2011. Montpellier. 20 June 2011 - 22 June 2011
Note

QC 20120208

Available from: 2012-02-02 Created: 2012-02-02 Last updated: 2016-07-22Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Tenhunen, Hannu
By organisation
Electronic Systems
Communication Systems

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 65 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf