Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Operating system processor scheduler design for future chip multiprocessor
University of Turku, Department of Information Technology.
2010 (English)In: 2010 23rd International Conference on Architecture of Computing Systems (ARCS), 2010Conference paper, Published paper (Refereed)
Abstract [en]

Today’s Chip Multiprocessor (CMP) designs are mainly based on the shared-bus communication architecture. However,as the scale of CMPs increase, this architecture suffers from high communication delay and power inefficiency. Therefore,network-on-chip (NoC) based architecture is proposed as a promising technique for future very large scale CMPs. Theoperating system (OS) scheduling is one of the most important design issues for CMP systems. In this paper, limitationsof state-of-the-art OS scheduler are discussed, with Sun Solaris used as a case study. The contribution of this paper lies inthe on-chip data traffic calculation of runtime applications. By evaluating FFT and SPECjbb as benchmarks, it is shownthat the Solaris scheduler does not provide the optimal communication scheme and thus suffers from the network latencyand overall performance degradation. We define a model for NoC-based CMP, based on which a scheduling algorithmis proposed to minimize communication latencies. The weights of memory access and inter process communication inscheduling are analyzed. A protocol for OS implementation of the algorithm has been proposed in this paper. Our analysisand experiment results provide a guideline for the designs of future multicore schedulers.

Place, publisher, year, edition, pages
2010.
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-74113OAI: oai:DiVA.org:kth-74113DiVA: diva2:489238
Conference
2010 23rd International Conference on Architecture of Computing Systems (ARCS). Hannover, Germany. 22-23 Feb. 2010
Note
QC 20120424Available from: 2012-02-02 Created: 2012-02-02 Last updated: 2012-04-24Bibliographically approved

Open Access in DiVA

No full text

Search in DiVA

By author/editor
Tenhunen, Hannu
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric score

urn-nbn
Total: 20 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf