Change search
ReferencesLink to record
Permanent link

Direct link
An analysis of designing 2D/3D chip multiprocessor with different cache architecture
Show others and affiliations
2010 (English)In: NORCHIP, 2010, 2010Conference paper (Refereed)
Abstract [en]

Network-on-Chip (NoC) has become a widely acceptedon-chip communication architecture which provides apromising solution to integrate a large number of components ona single chip. However, with the increasingly higher performancedemands for on-chip systems, NoCs are facing several criticalchallenges such as wire delay and power consumption. Therefore,in this paper, we explore different cache architecture designsin 2D/3D NoC architectures. Integrated core/cache and splitcore/cache architectures have been analyzed in terms of areaand wire delay. We present benchmark results using a cycleaccurate full system simulator. Experiments show that, by usingthe proposed 3D NoC architecture, compared with the integratedcore/cache design, the average network latency and average linkutilization are reduced by 5.01% and 26.07% respectively.

Place, publisher, year, edition, pages
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
URN: urn:nbn:se:kth:diva-74105DOI: 10.1109/NORCHIP.2010.5669433ScopusID: 2-s2.0-78751514067OAI: diva2:489240
NORCHIP, 2010. Tampere, Finland. 15-16 Nov. 2010
QC 20120424Available from: 2012-02-02 Created: 2012-02-02 Last updated: 2012-04-24Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Tenhunen, Hannu
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Altmetric score

Total: 11 hits
ReferencesLink to record
Permanent link

Direct link