Explorations of optimal core and cache placements for Chip Multiprocessor
2011 (English)In: NORCHIP, 2011, 2011, 1-6 p.Conference paper (Refereed)
In this paper, we study and analyse optimal core and cache placements for modern Chip Multiprocessors (CMPs). As the number of cores increases, traditional on-chip interconnects such as bus and crossbar suffer from poor scalability and low efficiency. Ring based design has been proposed and implemented to mitigate these problems. However, the continuation growth of number of cores will render the ring interconnect infeasible. Network based designs are therefore proposed for future CMPs for better scalability. In this paper, we explore the interconnect of a state-of-the-art CMP. We analyse and compare the implementation of the ring-based and the network-based interconnect. The placement of cores and caches in a network is proved crucial for system performance. We investigate optimal core/cache placement for CMPs. The benchmark results are presented by using a cycle accurate full system simulator. Results show that, by using the optimal network interconnect, compared with the ring interconnect, the average network latency and execution time are reduced by 11.93% and 19.53% respectively, for four configurations and two applications.
Place, publisher, year, edition, pages
2011. 1-6 p.
Electrical Engineering, Electronic Engineering, Information Engineering
IdentifiersURN: urn:nbn:se:kth:diva-74106DOI: 10.1109/NORCHP.2011.6126728ScopusID: 2-s2.0-84856946277OAI: oai:DiVA.org:kth-74106DiVA: diva2:489241
NORCHIP, 2011. Lund. 14-15 Nov. 2011
QC 201204122012-02-022012-02-022016-04-11Bibliographically approved