Run-time communication bypassing for energy-efficient, low-latency per-core DVFS on Network-on-Chip
2010 (English)In: Proceedings - IEEE International SOC Conference, SOCC 2010, 2010, 481-486 p.Conference paper (Refereed)
System-level exploration of a novel Network-on-Chip (NoC) architecture with run-time communication bypassing is presented. Fine-grained DVFS (Dynamic Voltage and Frequency Scaling) is an effective power reduction technique. We propose run-time reconfigurable interconnect on each inter-router channel to minimize the latency and energy overhead. When two routers are running on the same frequency, FIFO-channel is bypassed by direct interconnect. Distributed algorithm is designed for per-core DVFS. Proper power delivery and clocking scheme are integrated. Simulation shows significant energy and latency saving.
Place, publisher, year, edition, pages
2010. 481-486 p.
Electric power transmission; Embedded systems; Energy efficiency; Programmable logic controllers; Servers; VLSI circuits
Electrical Engineering, Electronic Engineering, Information Engineering
IdentifiersURN: urn:nbn:se:kth:diva-74434DOI: 10.1109/SOCC.2010.5784674ScopusID: 2-s2.0-79960708276OAI: oai:DiVA.org:kth-74434DiVA: diva2:489650
23rd IEEE International SOC Conference, SOCC 2010, Las Vegas, NV, 27-29 September, 2010
QC 201202102012-02-032012-02-032016-05-09Bibliographically approved