Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Applying Network Calculus for Worst-case Delay Bound Analysis in On-chip Networks
KTH, School of Information and Communication Technology (ICT), Electronic, Computer and Software Systems, ECS.ORCID iD: 0000-0003-0061-3475
2009 (English)In: Proceedings of the DTIS'09 - 2009 4th IEEE International Conference on Design and Technology of Integrated Systems in Nanoscale Era / [ed] ElTahawy, H; Abadir, M; Jerraya, A; Salem, A, 2009, 113-118 p.Conference paper, Published paper (Refereed)
Abstract [en]

In network-on-chip, computing worst-case delay bounds for packet delivery is crucial for designing predictable systems but yet an intractable problem due to complicated resource contention scenarios. In this paper, based on network calculus, we propose a technique for analyzing the communication delay bound for individual flows. The fundamental elements with the technique include three network calculus models that describe the traffic behaviors when flows are multiplexed, split, or controlled by feedback credits, respectively. Based on the basic models, we can compute the equivalent system service curve for individual flows and then calculate their packet delay bound.

Place, publisher, year, edition, pages
2009. 113-118 p.
Keyword [en]
Delay Bound, Network Contention, Network Calculus, Network-on-Chip, Performance Analysis
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-74574DOI: 10.1109/DTIS.2009.4938036ISI: 000269052000020Scopus ID: 2-s2.0-67650398366ISBN: 978-1-4244-4320-8 (print)OAI: oai:DiVA.org:kth-74574DiVA: diva2:489856
Conference
4th IEEE International Conference on Design and Technology of Integrated Systems in Nanoscale Era. Cairo, EGYPT. APR 06-07, 2009
Note

QC 20150714

Available from: 2012-02-03 Created: 2012-02-03 Last updated: 2015-07-14Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Lu, Zhonghai

Search in DiVA

By author/editor
Lu, Zhonghai
By organisation
Electronic, Computer and Software Systems, ECS
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 31 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf