Research and practices on 3D networks-on-chip architectures
2010 (English)In: 28th Norchip Conference, NORCHIP 2010, 2010Conference paper (Refereed)
To continue the growth of the number of transistors on a chip, the 3D IC practice, where multiple silicon layers are stacked vertically, is emerging as a revolutionary technology. Partitioning a larger die into smaller segments and then stacking them in a 3D integration can significantly reduce latency and energy consumption. Such benefits emanate from the notion that inter-wafer distances are negligible compared to intra-wafer distances which substantially reduce global wiring length in 3D chips. This progress has introduced novel architectures and new challenges for high-performance power-aware design exploration. In this paper, we outline the opportunities and challenges associated with three-dimensional networks-on-chip architectures, under consideration for different design metrics. In this context, we categorize and present several alternatives for 3D NoC architectures and we investigate and summarize the impact of these architectures on various system characteristics.
Place, publisher, year, edition, pages
Electrical Engineering, Electronic Engineering, Information Engineering
IdentifiersURN: urn:nbn:se:kth:diva-74763DOI: 10.1109/NORCHIP.2010.5669453ScopusID: 2-s2.0-78751518808ISBN: 978-142448973-2OAI: oai:DiVA.org:kth-74763DiVA: diva2:489961
28th Norchip Conference, NORCHIP 2010. Tampere. 15 November 2010 - 16 November 2010
QC 201202062012-02-032012-02-032015-07-29Bibliographically approved