Adaptative Techniques to Reduce Power in Digital Circuits
2011 (English)In: Journal of Low Power Electronics and Applications, ISSN 2079-9268, Vol. 1, no 2, 261-276 p.Article in journal (Refereed) Published
CMOS chips are engineered with sufficient performance margins to ensure that they meet the target performance under worst case operating conditions. Consequently, excess power is consumed for most cases when the operating conditions are more benign. This article will review a suite of dynamic power minimization techniques, which have been recently developed to reduce power consumption based on actual operating conditions. We will discuss commonly used techniques like Dynamic Power Switching (DPS), Dynamic Voltage and Frequency Scaling (DVS and DVFS) and Adaptive Voltage Scaling (AVS). Recent efforts to extend these to cover threshold voltage adaptation via Dynamic Voltage and Threshold Scaling (DVTS) will also be presented. Computation rate is also adapted to actual work load requirements via dynamically changing the hardware parallelism or by controlling the number of operations performed. These will be explained with some examples from the application domains of media and wireless signal processing.
Place, publisher, year, edition, pages
2011. Vol. 1, no 2, 261-276 p.
power adaptation; dynamic power switching; dynamic voltage scaling; dynamic voltage and frequency scaling; adaptive voltage scaling; dynamic voltage and threshold scaling; adaptive hardware parallelism; adaptive computation
IdentifiersURN: urn:nbn:se:kth:diva-77392DOI: 10.3390/jlpea1020261ScopusID: 2-s2.0-84906810721OAI: oai:DiVA.org:kth-77392DiVA: diva2:491539
QC 201204132012-02-062012-02-062012-04-13Bibliographically approved