Change search
ReferencesLink to record
Permanent link

Direct link
Fabrication of wire-MOSFETs on silicon-on-insulator substrate
Show others and affiliations
2002 (English)In: Microelectronic Engineering, ISSN 0167-9317, Vol. 61-2, 613-618 p.Article in journal (Refereed) Published
Abstract [en]

This paper describes the simulation and fabrication of N-type wire-MOSFETs with a multigate structure fabricated on silicon-on-insulator (SOI) material. Both simulations as well as experiments show that short channel effects (SCE) can be reduced by decreasing the channel width of the transistors below 100 nm. The triple-sided gate generates principally higher potential barriers in the channel, suppressing punch through effects significantly. (C) 2002 Elsevier Science B.V. All rights reserved.

Place, publisher, year, edition, pages
2002. Vol. 61-2, 613-618 p.
Keyword [en]
wire MOSFET, silicon-on-insulator (SOI), double gate, fully depleted, triple-sided gate structure
National Category
Nano Technology
URN: urn:nbn:se:kth:diva-50545DOI: 10.1016/S0167-9317(02)00465-3ISI: 000176594700084OAI: diva2:495337
NR 20140805Available from: 2012-02-08 Created: 2011-12-06 Last updated: 2012-02-08Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full text

Search in DiVA

By author/editor
Lemme, Max C.
In the same journal
Microelectronic Engineering
Nano Technology

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Altmetric score

Total: 29 hits
ReferencesLink to record
Permanent link

Direct link